Simple Noise Margin Model for Optimal Design of Unipolar Thin-Film Transistor Logic Circuits by Cui, Q et al.
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
1 
  Abstract—The noise margin (NM) of an inverter is an important 
feature for the operation stability of the digital circuits. Owing to 
their simple structure, easy processes and relatively high gain, the 
unipolar zero-VGS-load logic design has been widely used for 
implementation of digital circuits in various thin-film transistor 
(TFT) technologies. In this work, a simple noise margin model 
clarifying the relationship between the NM and electrical/device 
parameters was developed for the zero-VGS-load inverter. The 
model was verified by circuit simulations, and is capable of 
providing a useful guideline for optimal design of unipolar TFT 
logic circuits. Finally, the application of the derived model in a 
static random access memory (SRAM) cell design was discussed.  
 
Index Terms—Noise margin, thin-film transistor, zero-VGS load 
inverter 
I. INTRODUCTION 
ith the advances of new semiconductor materials and 
related processing techniques, thin-film transistors 
(TFTs) have extended their applications from conventional 
pixel switching to signal processing and interfacing circuits in 
various large area, flexible and low cost applications [1]-[6]. 
However, for TFT technologies in amorphous silicon, organic 
and metal oxide semiconductors, it is difficult to find 
n-type/p-type semiconductor materials with the equivalent 
performance and compatible processes to build high 
performance complementary logic circuits. Consequently, 
various unipolar logic designs have been studied for 
implementation of TFT circuits, including diode-load [7], 
zero-VGS-load [8], dual-Vth and pseudo-CMOS [9], which are 
based on p-type TFTs. Among them, the zero-VGS-load logic 
has been popularly used for its circuit simplicity, and relatively 
high noise margin (NM). The NM of an inverter is an important 
feature to determine the operation stability of the digital circuits. 
The influence of the OTFT device parameters, including 
threshold voltage, device sizing and supply voltage, on the NM 
of unipolar TFT circuit design has been analyzed in previous 
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work [8]. However, there is still lack of an intuitive analytical 
model relating the NM to key electrical/device parameters for 
optimal design. In this work, a simple NM analytical model was 
developed for the zero-VGS-load inverter, and was proved to be 
a useful guideline.  
II. DERIVATION OF THE MODEL 
According to the well accepted maximum equal criterion 
(MEC) [8], the NM is defined as the side length of the square, 
which fits in the inverter transfer curve loops of the maximized 
area, as illustrated in Fig. 1. Thus, to obtain the NM value, the 
first step is to derive the expression of the inverter’s transfer 
curve.  
In the following analysis, the conventional analytical field 
effect transistor current-voltage model is used, with which, the 
drain-source current (IDS) in the linear regime is described as:  
    2DS ox GS th DS DSI W L C V V V V     (1) 
and in the saturation regime is given by: 
       
2
2 1DS ox GS th DS GS thI W L C V V V V V          (2) 
where W is the channel width, L is the channel length, Cox is the 
dielectric capacitance per area, Vth is the threshold voltage, and 
λ is the output resistance parameter. In the following, for easy 
derivation of an explicit analytic NM model, λ is taken to be 
zero, with assuming a large enough output impedance, which is 
applicable to most of the reported organic and oxide TFTs with 
relatively long channels. The possible influence of λ will be 
discussed afterwards.  
For the convenience of analysis, as shown in Fig. 1, two 
critical input voltage (Vin) values Vin,a and Vin,b are defined, to 
divide the original transfer curve into three regimes for the 
zero-VGS-load inverter (Fig. 1). Vin,a is the input voltage at 
which the driver TFT transits from the linear regime to the 
saturation region, while Vin,b representing the input voltage at 
which the load TFT transits from the saturation region to the 
linear regime. Considering the same current passing through 
the two TFTs, the expressions of the transfer curve in different 
regimes can be derived as following:  
When Vin ˂ Vin,a,  
2 2
out in th DD th in thV V V V V V N V         (3) 
When Vin ˃Vin,b,  
22
out th th DD th inV V V V V V N                (4) 
In the above expressions, N= (WL/LL)/(WD/LD) is the relative 
sizing of the load TFT to the driver TFT, assuming that all 
electrical transistor parameters of the driver and the load TFTs 
are identical. VDD is the supply voltage.  
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Fig. 1. Illustration of the derivation of the NM based on the maximum equal 
criterion (MEC) for the zero-VGS-load inverter. 
In the regime between Vin,a and Vin,b, both TFTs are 
operated in the saturation regime. If considering high output 
resistance presented in most organic and oxide TFTs, Vin,a and 
Vin,b can be assumed to be of the same value, and the input and 
corresponding output voltage values can be derived as: 
  , , 1in a in b DD thV V V N V     (5) 
 ,out a DD thV V N V   , ,out b thV V  (6) 
With the known expression of the transfer curve, the next 
step of obtaining the NM value is to decide the left-bottom 
vertices of the maximum square between original and mirrored 
transfer curves. On the mirrored transfer curve of the inverter, 
the point (Vout,b, Vin,b) is selected as shown in Fig. 1. Then, from 
this vertex, a straight line is drawn parallel to the line of y=x, 
and the intersection point between this line and the original 
inverter curve forms the right-top vertex of the NM square. In 
turn, the NM can be derived as the side length of the square to 
be expressed by the following expression: 
   
2
21DD DD th thNM V V N V N V        (7) 
Equation (7) reveals that the NM is dependent on the 
electrical parameters VDD, Vth, and N. In practical circuit design, 
however, inverter circuits could be set with different VDD and it 
is hard to perform a fair evaluation of the noise immunity 
capability of various circuit designs. A universal NM criterion 
independent of the absolute VDD value is therefore preferred. 
For this purpose, considering that the upper limit of an absolute 
NM value is VDD/2, a normalized NM (NNM) is defined to be 
2NM/VDD and can be derived based on equation (7) as:  
   
2
22 1 1 1NNM N N 
 
       
 
 (8) 
where α=Vth/VDD.  
From equation (8), it can be seen that the NNM depends 
on two values: the first is N, which represents the sizing 
information of the zero-VGS load inverter, and the second is Vth 
to VDD ratio α, which represents the electrical information.  
III.  MODEL VERIFICATION AND DISCUSSIONS 
The derived NNM model was verified by comparing the 
calculated results through the proposed model and those 
obtained by circuit simulations with HSPICE. In the circuit 
simulations, the Level-40 HP a-Si TFT model was used [10]. 
The channel lengths of both TFTs are set to be 10 μm, and the 
channel width of the driver TFT is 100 μm, while that of  the 
load TFT is 100·N μm. Four α values of 0.05, 0.1, 0.15 and 0.2 
applied in the simulations were obtained at different supply 
voltages (VDD) of 5 V to 20 V by choosing corresponding Vth 
values. Other model parameters are set as the default values.  
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Fig. 2. The verification of the developed NNM model by HSPICE circuit 
simulation with different α = Vth/VDD and VDD. The initial parameters for each 
circuit simulation case were derived from N = (WL/LL)/(WD/LD), α, L and VDD. 
As shown in Fig. 2, the calculated results as a function of 
N well fit with those obtained by circuit simulations at different 
α, indicating that the model is effective to describe the 
relationship of the NM to the device parameter N and the 
electrical parameter α. Moreover, with the increase of N, the 
NNM increases in the beginning and starts to decrease after 
reaching the maximum value. For a given α, the N value for the 
maximum of NNM, denoted as Nopt, can be derived from (8): 
  
2
1 2 1 2optN       (9) 
The maximum of NNM can thus be calculated through: 
    2 2 1optNNM N     (10) 
with the upper limit to be 2( 2 1) 0.586  . Although a smaller 
α can help to achieve a higher maximum of NNM, a larger Nopt 
is also required, which may result in layout issues due to the 
limited layout area. Therefore, the maximum of NNM that can 
be achieved will be limited by the allowed largest N value in 
circuit designs. Equation (9) and (10) provide an intuitive 
guideline of choosing the optimal device sizing to obtain the 
maximal NM. 
If the layout limitation with the allowed largest N value is 
given, the expression of α value for the maximum of NNM can 
also be derived from (11), to be:  
  
2
1 1opt N N N
     
    
 (11) 
Based on (11), the requirements in VDD and Vth for the TFTs 
can be obtained to achieve the highest NM with reasonable 
layout designs. As also seen in Fig. 2, it is generally concluded 
that α needs to be less than 0.2, which means VDD needs to be at 
least 5 times greater than Vth. 
In the above analysis, the output resistance parameter λ of 
the TFT is taken to be zero by assuming an infinite output 
resistance. Although an analytical NM equation incorporating 
the output resistance can also be derived, the form is much 
more complicated, and cannot show a clear relationship 
between the NM and the electrical/device parameters for 
practical use. During the actual circuit design, the main 
objective is to find the optimal N for achieving the maximized 
NM. To see whether the derived simple model can be 
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applicable to the case with a finite output resistance (λ>0), 
circuit simulations based on TFT models of different λ in the 
range of 0 to 0.05 were performed to obtain the curves of the 
NNM as a function of N at different λ and α with VDD = 15V in 
Fig. 3(a). Based on the curve series, the actual maximal NNM 
values were then extracted, and compared with those obtained 
at the correspondent Nopt values derived from equation (9) at 
λ=0, as shown in Fig. 3(b).  It can be seen that, the NNM values 
obtained at Nopt are quite close to the actual maximal NNM 
values even when λ is increased to 0.05. Therefore, the derived 
simplified model is also applicable for the cases of finite output 
resistance. 
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Fig. 3. (a) The curves of the NNM as a function of N at different λ and α; (b) 
Comparison of the extracted actual maximal NNM values with those obtained 
at the correspondent Nopt values derived from equation (9) at λ=0. 
As a practical application example, the derived model was 
used in predicting the effect of parameter changes on the NM 
and optimizing the design of a static random access memory 
(SRAM) cell, which is based on the flip-flop structure 
composed of two zero-VGS load inverters as shown in the inset 
of Fig. 5. A SRAM cell should be designed such that under all 
conditions the NM is reserved to cope with dynamic 
disturbances. In the past, the derived NM models for analysis 
and design of SRAMs are based on the CMOS technology [11]. 
It is very meaningful to investigate how the derived NNM 
model can be used for the SRAM design in the zero-VGS load 
logic. The operation of a SRAM could be in three states: read, 
write and standby. Considering the state retention ability is the 
most important performance of a SRAM, characterized by the 
NM at the read and standby states, the NNMs at these two states 
are calculated based on the derived model as a function of N 
with different α, as shown in Fig. 4. When N is small, the 
resistance of the load TFT is high, and at the read state, the 
switch TFT (TS) draws significant amount current from the 
main path of the inverter, therefore the NNM at the read state is 
lower than that of the standby state. As N increases, the 
resistance of the load TFT TL is reduced, and the current drawn 
by TS becomes ignorable, and thus the NNM of the read state 
approaches that of the standby state. Based on the results in Fig. 
4, the sizing of the TFTs can be determined to achieve the 
optimized operation stability for the two states. According to 
above discussions, obviously, the derived NNM model could 
provide an easy-to-use way for optimizing the design of SRAM 
cells based on the unipolar TFT technology. 
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Fig. 4. The calculated NNMs as a function N via the derived NNM model in the 
read and standby states for a SRAM cell based on the flip-flop structure 
composed of two zero-VGS load inverters, as shown in the inset. The channel 
width of the switch transistor (TS) is 1/20 that of the driver transistor (TD). 
IV. CONCLUSIONS 
In this work, a simple normalized model was proposed to 
build an intuitive relationship between the noise margin and the 
key device parameter and design variables for unipolar TFT 
logic circuits. The model was shown to be in good agreement 
with circuit simulation results, which proves its accuracy. 
Based on the model, the upper limit of the zero-VGS-load 
inverter was derived. The model provides clear guidelines of 
the device sizing and the ratio of VDD to Vth for implementation 
of high noise margin logic circuits.  
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